• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    A method for forming dielectric layers is described. Wiring lines are formed on a provided semiconductor substrate. Spacers are formed on the sidewalls of the wiring lines. A liner layer is formed on the wiring lines and on the spacers by a first HDPCVD step, such as unbiased, unclamped HDPCVD. A dielectric layer is formed on the liner layer to cover the wiring lines and to fill gaps between the wiring lines by a second HDPCVD step.
    公开号:US20010001191A1
    申请号:US09/752,470
    申请日:2001-01-02
    公开日:2001-05-17
    发明作者:Chih-Chien Liu；Juan-Yuan Wu；Water Lur
    申请人:Chih-Chien Liu；Juan-Yuan Wu；Water Lur；
    IPC主号:H01L21-02112
    专利说明:
    [1] 1. 1. Field of the Invention
    [2] 2. The invention relates in general to a fabrication for semiconductor devices, and more particularly to a method for forming inter-metal dielectric (IMD) layers or interlayer dielectric (ILD) layers.
    [3] 3. 2. Description of the Related Art
    [4] 4. Inter-metal dielectric layers are generally used to separate and electrically isolate wiring lines and other conductors in semiconductor circuit devices. Such devices may include multiple layers of wiring lines and other conductors and require isolation between adjacent conducting structures and isolation between layers. As devices are being scaled down to smaller geometries, the gaps between wiring lines generally have higher aspect ratios (ratio of height to width), which are harder to fill than small aspect ratio gaps. In addition, as the distance between wiring lines and other conductors becomes smaller, capacitive coupling between wiring lines and other conductors becomes a limitation on the speed of the integrated circuit device. For adequate device performance in reduced dimension devices, it is necessary for the dielectric provided between wiring lines to meet a number of requirements. The dielectric material should be able to completely fill the gap between conductors and should be planarizable so that successive layers can be deposited and processed. The dielectric material should also be resistant to moisture transport and have a low dielectric constant to minimize wiring capacitance between conductors and between layers.
    [5] 5. It is extremely important to deposit a high quality, substantially void-free dielectric that can fill the small, high-aspect ratio gaps between wiring lines. Dielectric layers for wiring line isolation are often formed by chemical vapor deposition (CVD) processes, which deposit material onto a surface by transporting certain gaseous precursors to the surface and causing the precursors to react at the surface. Common CVD methods include atmospheric-pressure CVD (APCVD), low-pressure CVD (LPCVD) and plasma-enhanced CVD (PECVD). High quality APCVD and LPCVD oxides may be deposited at high temperatures (650-850° C.), but such temperatures are generally not compatible with preferred wiring materials such as aluminum or copper. Lower temperature APCVD and LPCVD processes tend to yield oxides that are comparatively more porous and water absorbing and that may be poorly suited to use as inter-metal dielectrics. Acceptable oxides may be formed using PECVD processes, which use a plasma to impart additional energy to the reactant gases. The additional energy supplied by the plasma enables PECVD processes to be carried out at lower temperatures (approximately 400° C. and less) than APCVD or LPCVD processes.
    [6] 6. As devices are being scaled down to smaller geometries, conventional CVD techniques cannot adequately fill the high aspect ratio gaps between wiring lines (or other conducting structures) on a substrate surface. Conventional techniques such as PECVD tend to deposit material in a manner such that voids become enclosed between the wiring lines. Such voids may be uncovered during subsequent processing and result in contamination that can damage wiring lines or contacts, diminishing device performance.
    [7] 7. High density plasma chemical vapor deposition (HDPCVD) allows for the addition of a sputter component to a plasma deposition process which can be controlled to promote gap-filling, during deposition processes in a manner superior to conventional CVD processes. HDPCVD deposits a dielectric layer having superior density, moisture resistance and planarization properties as compared to conventional CVD dielectric layers. The bias sputtering component of HDPCVD derives from the introduction of an accelerating potential between the plasma-excited deposition gases and the deposition substrate. The ions accelerated through the bias sputter component of HDPCVD processes etch the material present on the surface of the deposition substrate and sputter the etched material, generally to further recessed portions on the substrate. As an oxide is deposited onto the surface of a substrate by HDPCVD incorporating bias sputtering, the oxide is also etched from the surface of the substrate and sputtered into recessed portions of the substrate. As such, those portions of a deposited layer that are closest to a gap are the most likely to be etched and sputtered into the gap. This produces the well-known surface faceting of the HDPCVD process and the ability of the process to fill gaps effectively.
    [8] 8. HDPCVD processes may accomplish both deposition and etching at the same time, depending on the level of bias sputter component chosen for the deposition environment during the process. Bias sputtering removes and redistributes dielectric material from wiring line sidewalls and enables substantially void-free filling of gaps and enhances planarization. As described above, the sputter component acts to prevent material build-up at the corners of the wiring lines and results in better gap-filling. It should be noted that an excessive etching component during HDPCVD dielectric deposition may damage wiring lines. SUMMARY OF THE INVENTION
    [9] 9. It is therefore an object of the invention to provide a method for forming dielectric layers to avoid wiring lines being damaged from the sputtering component of HDPCVD. Wiring lines are formed on a provided semiconductor substrate. Spacers are formed on the sidewalls of the wiring lines. A liner layer is formed on the wiring lines and on the spacers by a first HDPCVD step, such as unbiased unclamped HDPCVD. A dielectric layer is formed on the liner layer to cover the wiring lines and to fill gaps between the wiring lines by a second HDPCVD step.
    [10] 10. In the invention, the liner layer is formed by unbiased HDPCVD so that the sputtering component of HDPCVD is removed. The liner layer protects the wiring lines from being damaged. The dielectric layer fills the gaps between the wiring lines without any void and provides a planarized surface. BRIEF DESCRIPTION OF THE DRAWINGS
    [11] 11. Other objects, features, and advantages of the invention will become apparent from the following detailed description of the preferred but non-limiting embodiments. The description is made with reference to the accompanying drawings in which:
    [12] 12. FIGS. 1 to 3 illustrate the processing steps of one preferred embodiment of the method for forming dielectric layers. DESCRIPTION OF THE PREFERRED EMBODIMENT
    [13] 13. An excessive etching component used during HDPCVD dielectric deposition may damage wiring lines. Thus, the sputter component is preferably controlled or other process characteristics are adjusted to protect the wiring lines and desired portions of the inter-metal dielectric. Favorable gap-filling with dielectric materials can be accomplished by using a two step HDPCVD process as described below in which the etching and sputtering rates are most preferably different in each of the two steps.
    [14] 14. It should be appreciated that, while the present invention is described with reference to a particularly preferred embodiment in which two distinct stages of deposition are performed, variations on the process having more stages or even providing continuous variation between different etching and sputtering conditions may be desirable. These more complicated implementations of the present invention are presently less preferred because of their greater complexity and increased process variability. The two layers (including a liner layer and a dielectric layer) of the preferred gap fill structure perform particularly desirable functions in the invention's method. The liner layer deposited near the wiring lines (or other conductors) is formed in a HDPCVD process having no bias sputtering component to provide a layer in a substantially conformal manner. The dielectric layer is preferably provided over the liner layer with a sputtering component to provide high gap-filling at a desirable deposition rate. The presently preferred embodiments utilize oxides for each layer within the gaps between the wiring lines, but it would be possible to utilize other materials if appropriate deposition techniques were available.
    [15] 15. A preferred embodiment of the present invention is now described with reference to FIGS. 1-3. FIG. 1 shows a schematic, cross-sectional view of a semiconductor substrate 10 having wiring lines 12 thereon. The wiring lines 12 may be formed from a variety of materials, such as aluminum, aluminum alloyed with silicon or copper, alloys including copper, and multi-layer structures including comparatively inexpensive metals and more expensive metals such as the refractory metals. Between the wiring lines 12 lie gaps (not shown). The substrate 10 may contain a variety of elements, including, for example, transistors diodes, and other semiconductor elements (not shown) as are well known in the art. The substrate 10 may also include other metal interconnect layers. Spacers 14 are formed on the sidewalls of the wiring lines 12. A preferred method of forming the spacers 14 comprises steps of forming a dielectric material on the wiring lines 12 and then etching back the dielectric material to form the spacers 14 on the sidewalls of the wiring lines 12.
    [16] 16. In FIG. 2, a first HDPCVD step is carried out to form a thin liner layer 16 onto the spacers 14 and the wiring lines 12. The liner layer 16 has a thickness of about 100-2000Å. The first HDPCVD step is carried out with the substrate 10 being unbiased and unclamped so that there is a little or no etching taking place during deposition of the liner layer 16. Such conditions also mean that the deposition is substantially conformal, with a poor gap-filling capability. The primary purpose of this first HDPCVD step being carried out at a low etching to deposition rate is to form a highly conformal protective coating over the wiring lines 12.
    [17] 17. In FIG. 3, a second HDPCVD step is carried out with the substrate biased so that a dielectric layer 18 is formed to quickly fill the gaps between the wiring lines 12. The second HDPCVD step provides dielectric material over the top of the wiring lines 12 and provides dielectric material over the sidewalls of the spacer with high levels of gap filling. While carrying out the second HDPCVD step, the liner layer 16 protects the wiring lines from being damaged by the sputtering component of the second HDPCVD step.
    [18] 18. In another aspect of the invention, the first HDPCVD step described above, (which includes the deposition of an HDPCVD liner layer without application of a sputter bias component) may be replaced with another dielectric layer using a conventional CVD process, such as PECVD. This is possible because the liner layer is not intended to fully fill the gap and thus is less significant. In addition, if the liner material overhangs the gap, that overhang will be etched during the subsequent HDPCVD step that utilizes a sputter bias component.
    [19] 19. While the invention has been described by way of example and in terms of a preferred embodiment, it is to be understood that the invention is not limited thereto. To the contrary, it is intended to cover various modifications and similar arrangements and procedures, and the scope of the appended claims therefore should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements and procedures.
    权利要求:
    Claims (13)
    [1" id="US-20010001191-A1-CLM-00001] 1. A method for forming dielectric layers, comprising the steps of:
    providing a substrate at least comprising a plurality of wiring lines thereon;
    forming a plurality of spacers on the sidewalls of the wiring lines;
    performing a first high density plasma chemical vapor deposition step to form a liner layer with a first sputtering rate on the wiring lines and the spacers; and
    performing a second high density plasma chemical vapor deposition step to form a dielectric layer with a second sputter rate on the liner layer, wherein the second sputtering rate is greater than the first sputtering rate.
    [2" id="US-20010001191-A1-CLM-00002] 2. The method according to
    claim 1 , wherein the liner layer comprises oxide.
    [3" id="US-20010001191-A1-CLM-00003] 3. The method according to
    claim 1 , wherein the liner layer has a thickness of about 100-2000Å.
    [4" id="US-20010001191-A1-CLM-00004] 4. The method according to
    claim 1 , wherein the dielectric layer comprises oxide.
    [5" id="US-20010001191-A1-CLM-00005] 5. The method according to
    claim 1 , wherein the first sputtering rate is substantially zero.
    [6" id="US-20010001191-A1-CLM-00006] 6. The method according to
    claim 1 , wherein no bias is applied to the substrate during the first high density plasma chemical vapor deposition step.
    [7" id="US-20010001191-A1-CLM-00007] 7. A method for forming dielectric layers applied on a substrate, comprises steps of:
    providing a plurality of wiring lines above the substrate;
    forming a conformal liner layer on the wiring lines; and
    forming a dielectric layer on the liner layer using high density plasma chemical vapor deposition.
    [8" id="US-20010001191-A1-CLM-00008] 8. The method according to
    claim 7 , wherein the liner layer comprises oxide.
    [9" id="US-20010001191-A1-CLM-00009] 9. The method according to
    claim 7 , wherein the liner layer has a thickness of about 100-2000Å.
    [10" id="US-20010001191-A1-CLM-00010] 10. The method according to
    claim 7 , wherein the dielectric layer comprises oxide.
    [11" id="US-20010001191-A1-CLM-00011] 11. The method according to
    claim 7 , wherein the liner layer is formed using high density plasma chemical vapor deposition.
    [12" id="US-20010001191-A1-CLM-00012] 12. The method according to
    claim 11 , wherein the substrate is unbiased and unclamped during the formation of the liner layer.
    [13" id="US-20010001191-A1-CLM-00013] 13. The method according to
    claim 11 , wherein the liner layer is formed using conventional chemical vapor deposition.
    类似技术:
    公开号 | 公开日 | 专利标题
    US6809022B2|2004-10-26|Method for forming dielectric layers
    US5968610A|1999-10-19|Multi-step high density plasma chemical vapor deposition process
    US5850102A|1998-12-15|Semiconductor device having a second insulating layer which includes carbon or fluorine at a density lower than a first insulating layer
    US6593653B2|2003-07-15|Low leakage current silicon carbonitride prepared using methane, ammonia and silane for copper diffusion barrier, etchstop and passivation applications
    US6203863B1|2001-03-20|Method of gap filling
    US6207557B1|2001-03-27|Method of forming multilayer titanium nitride film by multiple step chemical vapor deposition process and method of manufacturing semiconductor device using the same
    US6218284B1|2001-04-17|Method for forming an inter-metal dielectric layer
    US7071100B2|2006-07-04|Method of forming barrier layer with reduced resistivity and improved reliability in copper damascene process
    US7163893B2|2007-01-16|Advanced barrier liner formation for vias
    US20020192953A1|2002-12-19|Method for forming a plug metal layer
    US6455419B1|2002-09-24|System and method of forming a tungsten plug
    US6486559B1|2002-11-26|Copper wiring structure comprising a copper material buried in a hollow of an insulating film and a carbon layer between the hollow and the copper material in semiconductor device and method of fabricating the same
    US6410446B1|2002-06-25|Method for gap filling
    US5677238A|1997-10-14|Semiconductor contact metallization
    US8993440B2|2015-03-31|Method of manufacturing a semiconductor device with processes carried out without atmospheric exposure
    US6479881B2|2002-11-12|Low temperature process for forming intermetal gap-filling insulating layers in silicon wafer integrated circuitry
    US6753258B1|2004-06-22|Integration scheme for dual damascene structure
    US6100205A|2000-08-08|Intermetal dielectric layer formation with low dielectric constant using high density plasma chemical vapor deposition process
    US6653203B1|2003-11-25|Thin sidewall multi-step HDP deposition method to achieve completely filled high aspect ratio trenches
    US6673718B1|2004-01-06|Methods for forming aluminum metal wirings
    US20020000661A1|2002-01-03|Method for fabricating metal wiring and the metal wiring
    US6255162B1|2001-07-03|Method of gap filling
    US20030214039A1|2003-11-20|Method for fabricating semiconductor device having tertiary diffusion barrier layer for copper line
    US20060138667A1|2006-06-29|Method for forming an intermetal dielectric layer in a semiconductor device using HDP-CVD, and a semiconductor device manufactured thereby
    US6888225B2|2005-05-03|Process of final passivation of an integrated circuit device
    同族专利:
    公开号 | 公开日
    US20030185999A1|2003-10-02|
    US6562731B2|2003-05-13|
    US6809022B2|2004-10-26|
    US6239018B1|2001-05-29|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US20180166454A1|2016-12-08|2018-06-14|Youngbeom PYON|Semiconductor device and method of fabricating the same|US4796081A|1986-05-02|1989-01-03|Advanced Micro Devices, Inc.|Low resistance metal contact for silicon devices|
    US5616519A|1995-11-02|1997-04-01|Chartered Semiconductor Manufacturing Pte Ltd.|Non-etch back SOG process for hot aluminum metallizations|
    US5756396A|1996-05-06|1998-05-26|Taiwan Semiconductor Manufacturing Company Ltd|Method of making a multi-layer wiring structure having conductive sidewall etch stoppers and a stacked plug interconnect|
    US5966600A|1997-11-21|1999-10-12|United Semiconductor Corp.|DRAM process with a multilayer stack structure|
    US6239018B1|1999-02-01|2001-05-29|United Microelectronics Corp.|Method for forming dielectric layers|
    US6218284B1|1999-02-01|2001-04-17|United Microelectronics, Corp.|Method for forming an inter-metal dielectric layer|US6239018B1|1999-02-01|2001-05-29|United Microelectronics Corp.|Method for forming dielectric layers|
    US6472307B1|2000-01-27|2002-10-29|Agere Systems Guardian Corp.|Methods for improved encapsulation of thick metal features in integrated circuit fabrication|
    US20020155261A1|2001-04-24|2002-10-24|Sung-Hsiung Wang|Method for forming interconnect structure with low dielectric constant|
    US6806208B2|2003-03-11|2004-10-19|Oki Electric Industry Co., Ltd.|Semiconductor device structured to prevent oxide damage during HDP CVD|
    US20040253837A1|2003-06-10|2004-12-16|Yu-Hao Yang|Method for forming a dielectric layer of a semiconductor|
    US7264676B2|2003-09-11|2007-09-04|United Microelectronics Corp.|Plasma apparatus and method capable of adaptive impedance matching|
    KR100515010B1|2003-10-22|2005-09-14|동부아남반도체 주식회사|Semiconductor device and method for fabricating the same|
    US7253125B1|2004-04-16|2007-08-07|Novellus Systems, Inc.|Method to improve mechanical strength of low-k dielectric film using modulated UV exposure|
    JP4344886B2|2004-09-06|2009-10-14|東京エレクトロン株式会社|Plasma processing equipment|
    US9659769B1|2004-10-22|2017-05-23|Novellus Systems, Inc.|Tensile dielectric films using UV curing|
    US7265009B2|2005-02-24|2007-09-04|Taiwan Semiconductor Manufacturing Co., Ltd.|HDP-CVD methodology for forming PMD layer|
    US8137465B1|2005-04-26|2012-03-20|Novellus Systems, Inc.|Single-chamber sequential curing of semiconductor wafers|
    US8980769B1|2005-04-26|2015-03-17|Novellus Systems, Inc.|Multi-station sequential curing of dielectric films|
    US8282768B1|2005-04-26|2012-10-09|Novellus Systems, Inc.|Purging of porogen from UV cure chamber|
    US8889233B1|2005-04-26|2014-11-18|Novellus Systems, Inc.|Method for reducing stress in porous dielectric films|
    US8454750B1|2005-04-26|2013-06-04|Novellus Systems, Inc.|Multi-station sequential curing of dielectric films|
    US7179760B2|2005-05-27|2007-02-20|International Buisness Machines Corporation|Bilayer cap structure including HDP/bHDP films for conductive metallization and method of making same|
    US8398816B1|2006-03-28|2013-03-19|Novellus Systems, Inc.|Method and apparatuses for reducing porogen accumulation from a UV-cure chamber|
    US9050623B1|2008-09-12|2015-06-09|Novellus Systems, Inc.|Progressive UV cure|
    US10037905B2|2009-11-12|2018-07-31|Novellus Systems, Inc.|UV and reducing treatment for K recovery and surface clean in semiconductor processing|
    US10388546B2|2015-11-16|2019-08-20|Lam Research Corporation|Apparatus for UV flowable dielectric|
    US10347547B2|2016-08-09|2019-07-09|Lam Research Corporation|Suppressing interfacial reactions by varying the wafer temperature throughout deposition|
    US9847221B1|2016-09-29|2017-12-19|Lam Research Corporation|Low temperature formation of high quality silicon oxide films in semiconductor device manufacturing|
    法律状态:
    2003-04-24| STCF| Information on status: patent grant|Free format text: PATENTED CASE |
    2006-10-17| FPAY| Fee payment|Year of fee payment: 4 |
    2010-10-25| FPAY| Fee payment|Year of fee payment: 8 |
    2014-10-22| FPAY| Fee payment|Year of fee payment: 12 |
    优先权:
    申请号 | 申请日 | 专利标题
    TW88100103||1999-01-06||
    TW88100103A|TW404006B|1999-01-06|1999-01-06|The manufacturing method of dielectric layer|
    US09/241,326|US6239018B1|1999-02-01|1999-02-01|Method for forming dielectric layers|
    US09/752,470|US6562731B2|1999-01-06|2001-01-02|Method for forming dielectric layers|US09/752,470| US6562731B2|1999-01-06|2001-01-02|Method for forming dielectric layers|
    US10/397,794| US6809022B2|1999-02-01|2003-03-25|Method for forming dielectric layers|
    [返回顶部]